



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/723,693	11/25/2003	Trinh T. Phung	MP0375	5733

44990                      7590                      02/20/2007  
KENYON & KENYON LLP  
333 W. SAN CARLOS STREET  
SUITE 600  
SAN JOSE, CA 95110-2731

EXAMINER

NGUYEN, TANH Q

ART UNIT                      PAPER NUMBER

2182

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	02/20/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.



**DETAILED ACTION**

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 4-5, 13-14, 16, 19-20, 28-29, 31, 41-42, 44-45, 53-54, 56-57, 59-60, 68, 69 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sefidvash (US 6,906,426), and alternatively over Sefidvash in view of Fujimori et al. (US 2004/0030805 A1).

3. As per claim 1, Sefidvash teaches a physical layer device [10, FIG. 4], comprising:

a volatile memory [160, FIG. 4] for storing configuration information for the physical layer device [col. 5, lines 26-34; col. 6, lines 39-41];

a first signal path [12-160, FIG. 4] comprising a first bridge [12, FIG. 4] between the volatile memory and a system controller [20, FIG. 1], communicating the configuration information for the physical layer device to the volatile memory [col. 7, lines 61-65];

a second signal path [11-160, FIG. 4] comprising a second bridge [11, FIG. 4] for communicating the configuration information between the volatile memory and at least one non-volatile memory [40, 170, FIG. 4; col. 5, lines 26-34; col. 6, lines 39-41]; and  
an arbiter [14, FIG. 4] for receiving requests to access the volatile memory from

Art Unit: 2182

the first bridge and the second bridge.

Sefidvash does not specifically teach the physical layer device being IEEE 802.3 compliant. Since it was known in the art at the time the invention was made for a physical layer device to be in compliance with IEEE 802.3 standard to execute communication control in compliance with such standard, it would have been obvious to one of ordinary skill in the art at the time the invention was made for the physical layer device to be compliant with the IEEE 802.3 standard in order to execute communication control that is in compliance with such standard.

Fujimori teaches a physical layer device [10, FIG. 4] that is similar to the physical layer device of Sefidvash, and further teaches the physical device being 802.3 compliant [[0082], lines 1-2]. Since Fujimori and Sefidvash have the same assignee, it would have been obvious to one of ordinary skill in the art at the time the invention was made for the physical layer device to be compliant with the IEEE 802.3 standard in order to execute communication control that is in compliance with such standard.

Sefidvash does not teach giving priority to the first bridge. Since applicant did not provide any reason for giving priority to the first bridge, it appears that priority can be given to either one of the first and second bridges, in accordance with a predetermined priority. It would have been obvious to one of ordinary skill in the art at the time the invention was made to give priority to the first bridge in order to allow the first bridge to access the volatile memory before the second bridge - when the first bridge has a higher predetermined priority than the second bridge, when the first bridge has a higher priority than the second bridge, or when the request to access the volatile memory from

Art Unit: 2182

the first bridge is received prior to the request to access the volatile memory from the second bridge.

4. As per claims 4, 5, 13-14, Sefidvash teaches the volatile memory comprising shadow registers [160, FIG. 3] - since it was known in the art for registers to be provided in RAM to store data, it would have been obvious to one of ordinary skill in the art at the time the invention was made for the shadow registers to be provided in RAM in order to store data - hence the volatile memory comprising a shadow RAM;

the at least one non-volatile memory comprising an EEPROM [40, 170, FIG. 4];

the system controller being a MDC/MDIO system controller [20, FIG. 1];

a two-wire serial interface [col. 4, lines 40-42].

5. As per claims 16, 19-20, 28, 29, 31, 41-42, 44-45, 53, 54, 56-57, 59-60, 68, 69,

the claims generally correspond to one or more of claims 1, 4-5, 13, 14, and are rejected on the same bases - with the data transfer system being the data transfer system of FIG. 1.

### ***Response to Arguments***

6. Applicant's arguments filed January 8, 2007 have been considered but are either moot in view of the new grounds of rejection and/or not persuasive.

7. Applicant argues that the examiner did not attribute any patentable weight to "giving priority to the first bridge". The examiner disagrees. The examiner considered giving priority to the first bridge to be in accordance with a predetermined priority, and the predetermined priority is to give priority to the first bridge in order to allow the first

Art Unit: 2182

bridge to access the volatile memory before the second bridge. Furthermore, the examiner considered giving priority to the first bridge when the first bridge has priority over the second bridge, and therefore allowing the first bridge to access the volatile memory before the second bridge. The examiner also considered giving priority to the first bridge when the request to access the volatile memory from the first bridge is received prior to the request to access the volatile memory from the second bridge and therefore allowing the first bridge to access the volatile memory before the second bridge. Note that the rejections above are elaborated to clarify the examiner's position in the previous action, and that there is no new ground of rejections for claim 31.

8. Applicant also argues "what the arbiter does is to give priority to the system controller when both the controller and the EEPROMs want to access the shadow RAM at the same time". It is noted that such features are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

9. As requested by applicant, the examiner cites US 6,859,614 by Cho, which provides support for an arbiter (priority order controller 240, FIG. 3) allowing several devices simultaneously requesting access to a memory to access the memory according to a predetermined priority order (Abstract).

10. With respect to the non-elected species, the examiner suggests that applicant amend the withdrawn claims, and use status (Withdrawn-Currently Amended) to keep the withdrawn claims consistent with amendments to claims of the elected species.

***Conclusion***

11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tanh Q. Nguyen whose telephone number is 571-272-4154. The examiner can normally be reached on M-F 9:30AM-7:00PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Huynh can be reached on 571-272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should

Art Unit: 2182

you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TANH Q NGUYEN  
PRIMARY EXAMINER  
TECHNOLOGY CENTER 2100



February 13, 2007

TQN  
February 13, 2007